

N Channel MOSFET

Applications:

- Switch Mode Power Supply(SMPS)
- Uninterruptible Power Supply(UPS)
- •PFC stages for server & telecom
- Motor Controls

Features:

- ·Fast switching
- •Integrate fast recovery diode
- ·Fast switching speed
- •100% avalanche tested
- •Improved dv/dt capability


Ordering Information

Part Number	Package	Marking
RSF4N60F	TO-220F	RSF4N60F

PR

Lead Free Package and Finish

ΙD	Rds(ON)(Max.)	VDSS
4A	2.7Ω	600V



Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RSF4N60F	Units
VDSS	Drain-to-Source Voltage	600	V
ID	Continuous Drain Current (TC = 25℃)	4	
ID	Continuous Drain Current (TC = 100°C)	2.5	Α
lом	Pulsed Drain Current (Note*1)	16	
PD	Power Dissipation(Tc=25℃)	36	W
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy (Note*2)	80	mJ
IAR	Avalanche Current (Note*1)	4.0	Α
Ear	Repetitive Avalanche Engergy (Note*1)	20	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300 260	
	Package Body for 10 seconds		$^{\circ}$
TJ and TSTG	Operating Junction and Storage	-55 to 150	
is allu isiG	Temperature Range	-99 (0 190	

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RSF4N60F	Units	Test Conditions
RθJC	Junction-to-Case	3.47	℃/W	Drain lead soldered to water cooled heatsink,PD Adjusted for a peak junction temperature of +150℃.
RθJA	Junction-to-Ambient	62.5		1 cubic foot chamber,free air.



OFF Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	600	-		>	VGS = 0V, ID = 250µA, TJ= 25℃
ВУДЗЗ			600		٧	VGS = 0V, ID = 250µA, TJ= 150℃
IDSS	Drain-to-Source Leakage Current			1.0	μA	VDS=600V,VGS=0V
IGSS	Gate-to-Source Forward Leakage			100		VGS=+30V VDS=0V
1000	Gate-to-Source Reverse Leakage			-100	nA	VGS=-30V VDS=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		2.30	2.70	Ω	VGS=10V,ID=2A
VGS(TH)	Gate Threshold Voltage	3.0		4.0	V	VGS=VDS,ID=250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		12			VDS=300V
trise	Rise Time		22		20	ID=4A RG=25Ω
td(OFF)	Turn-OFF Delay Time		50		ns	
tfall	Fall Time		48			VGS=10V

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		580			VGS=0V
Coss	Output Capacitance	-	69.6		pF	VDS=100V f=1.0MHz
Crss	Reverse Transfer Capacitance		10.5			
Qg	Total Gate Charge		15.0			VDS=480V ID=4A VGS=10V
Qgs	Gate-to-Source Charge		2.5		nC	
Qgd	Gate-to-Drain("Miller") Charge		7.5			

Copyright Reasunos http://www.reasunos.com REV:A0 May.2019 Page 2 of 8




Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current		-	4	Α	Integral pn-diode
ISM	Maximum Pulsed Current			16	Α	in MOSFET
VSD	Diode Forward Voltage		0.9	1.4	V	IS=4A,VGS=0V Tj=25℃
trr	Reverse Recovery Time		83		nS	VGS=0V
Qrr	Reverse Recovery Charge		0.38		μC	IS=4A,di/dt=100A/μs

Notes:

Typical Feature curve $T_J=25^{\circ}C$, unless otherwise noted



Copyright Reasunos http://www.reasunos.com REV:A0 May.2019 Page 3 of 8

^{*1.}Repetitive rating; pulse width limited by maximum junction temperature.

^{*2.} IAS = 4A, VDD = 50V, RG = 25Ω , Starting TJ = 25° CPulse width tp limited by Tj,max



Figure 3. Drain Current vs. Temperature




Figure 4. Power Dissipation vs. Temperature




Figure 5. Transfer Characteristics




Figure 6. On-Resistance vs. Temperature






Figure 7. Capacitance




Figure 8. Gate Charge





Figure 9. Transient Thermal Impedance TO-220F





Test Circuits and Waveforms

Figure A: Gate Charge Test Circuit and Waveform




Figure B: Resistive Switching Test Circuit and Waveform





Figure C: Unclamped Inductive Switching Test Circuit and Waveform



Copyright Reasunos

http://www.reasunos.com

REV:A0 May.2019


Page 6 of 8



Package outline drawing

Unit:mm

TO-220F



l	Jnit: mm	l	Jnit: m	
Symbol	Min.	Max.	Symbol	Min.
E	9. 96	10.36	L	12. 68
Α	4. 50	4. 90	L1	2. 93
A1	2. 34	2. 74	Р	3. 03
A2	0.30	0.60	Р3	3. 15
A4	2. 56	2. 96	F3	3. 15
С	0.40	0. 65	G3	1. 25
D	15. 57	16. 17	b1	1. 18
H1	6. 70REF		b2	0. 70
е	2. 54	4BSC		

t: mm

Max.

13.28

3.13

3.38

3.65

3.45

1.55

1.43

0.95



Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling, can be reasonably expected to result in significant injury to the user.

system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.