

VDS	RDS(on)	ID@25℃		
1200V	16mΩ	115A		

## **Applications:**

- Solar Inverters
- Switch Mode Power Supplies
- High Voltage DC/DC Converters
- EV Charging
- Motor Drives

### **Features:**

- High Blocking Voltage with Low On-Resistance
- High Speed Switching with Low Capacitances
- Easy to Parallel and Simple to Drive
- Avalanche Ruggedness

### **Benefits:**


- Higher System Efficiency
- Reduced Cooling Requirements
- Increased Power Density
- Increased System Switching Frequency

## **Ordering Information**

Part Number	Package	Marking	Packing	Qty.	
RSM120016W	TO-247-3	RSM120016W	Tube	30 PCS	

## Maximum Ratings (TJ= 25°C unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
VDSmax	Drain - Source Voltage	1200	V	VGS=0V,ID =100μA	
VGSmax	Gate - Source Voltage	-8/+22	V	Absolute maximum values	
VGSop	Gate - Source Voltage	-4/+18	V	Recommended operational values	
ID	Continuous Drain Current	115 76	А	VGS=18V, TC =25°C VGS=18V, TC =100°C	
ID(pulse)	Pulsed Drain Current	250	А	Pulse width tp limited by TJmax	
PD	Power Dissipation	582	W	TC =25℃, TJ =150℃	
TL	Solder Temperature	260	$^{\circ}$ C		
TJ, Tstg	Operating Junction and StorageTemperature	-55 to + 175	$^{\circ}$		





# **Electrical Characteristics** (TJ= 25 °C unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	Note
V(BR)D SS	Drain-Source Breakdown Voltage	120 0			٧	VGS=0V,ID =100μA	
) (CC(H-)	Gate Threshold	1.9	2.6	4.0	٧	VGS= VDS, IDS=23mA,TC =25°C	
VGS(th)	Voltage		1.8		٧	VGS= VDS, IDS=23mA,TC =175°C	
IDSS	Zero Gate Voltage Drain Current		1	100	μΑ	VDS= 1200V, VGS=0V	
IGSS+	Gate-Source Leakage Current		10	250	nA	VGS=22V, VDS= 0V	
IGSS-	Gate-Source Leakage Current		10	250	nA	VGS=-8V, VDS= 0V	
DDC( )	Drain-Source on-state		16	21	mΩ	VGS=18V, ID =75A, TC =25℃	
RDS(on)	Resistance		28			VGS=18V, ID =75A, TC =175°C	
Ciss	Input Capacitance		430 0			VGS=0V, VDS=1000 V,	
Coss	Output Capacitance		263		рF	f=1MHz,	
Crss	Reverse Transfer Capacitance		35			VAC=25 mV	
EON	Turn-On Switching Energy		210 0			VDS =800V, VGS =-4/18V,	
EOFF	Turn-Off Energy		160 0		μJ	ID = 40A, RG(ext) = $2.5\Omega$ , L= $100\mu$ H	
td(on)	Turn-On Delay Time		150				
tr	Rise Time		38		no	VDS =800V, VGS =-4/18 V ID = 40A, RG(ext) =2. 5 Ω,	
td(off)	Turn-Off Delay Time		108		ns	RL = $20\Omega$	
tf	Fall Time		35				
RG(int)	Internal Gate Resistance		2.3		Ω	f=1 MHz, VAC=25mV	
Qgs	Gate to Source Charge		60		nC	VDS=800V,	
Qgd	Gate to Drain Charge		40		nC	VGS=-4/18V ID =40A	
Qg	Total Gate Charge		242			ID -40A	



# **Reverse Diode Characteristics** (TJ= 25℃ unless otherwise specified)


Symbol	Parameter	Тур.	Max	Unit	Test Conditions	Note
VCD	Die de Fernand Velhaue	4.2		٧	VGS=-4V, ISD =37.5 A, TJ = 25℃	
VSD	Diode Forward Voltage	3.9		٧	VGS=-4V, ISD=37.5 A, TJ= 175℃	
IS	Continuous Diode Forward Current		115	Α	VGS=-4V,TC= 25 °C	
trr	Reverse Recovery time	41		ns		
Qrr	Reverse Recovery Charge	142		nC	ISD= 40A, VR = 800V	
Irrm	Peak Reverse Recovery Current	6		Α		

# Thermal Characteristics (TJ= 25℃ unless otherwise specified)

Symbol	Parameter	Тур.	Unit	Test Conditions	Note	
RθJC	Thermal Resistance from Junction to Case	0.23	°C/W			
RθJA	Thermal Resistance From Junction to Ambient	40	C/VV			



## **Typical Feature Curve**






Figure 1. Output Characteristics T<sub>J</sub> = -55°C

Figure 2. Output Characteristics T<sub>J</sub> = 25°C

Conditions:

 $I_{DS} = 20A$ 

 $V_{GS} = 18V$ 

t<sub>p</sub><200us

1.6

1.4


1.2


1.0

8.0

(P.U.)

Resistance, R<sub>DS,o</sub>








Figure 5. On-Resistance vs. Drain Current For Various Temperatures




Figure 6. On-Resistance vs. Temperature For Various Gate Voltage

125

150






Figure 7. Transfer Characteristic for Various Junction Temperatures




Figure 8. Body Diode Characteristic at -55°C




Figure 9. Body Diode Characteristic at 25°C




Figure 10. Body Diode Characteristic at 175°C




Figure 11. Threshold Voltage vs. Temperature




Figure 12. Gate Charge Characteristics







Figure 13. 3rd Quadrant Characteristic at -55°C

Figure 14. 3rd Quadrant Characteristic at 25°C







Figure 15. 3rd Quadrant Characteristic at 175 °C

Figure 16. Output Capacitor Stored Energy






Figure 17. Capacitances vs. Drain-Source Voltage (0 - 200V)

Figure 18. Capacitances vs. Drain-Source Voltage (0 - 1000V)






Figure 19. Continuous Drain Current Derating vs.

Case Temperature




Figure 20. Maximum Power Dissipation Derating vs.

### Case Temperature




Figure 21. Transient Thermal Impedance (Junction - Case)




Figure 22. Safe Operating Area

## **Test Circuits Schematic**






Figure 23. Clamped Inductive Switching
Waveform Test Circuit





## Package outline drawing(TO-247-3 Unit: mm)





** F		机械尺寸/mr	n
符号	最小值	典型值	最大值
Α	4.80	5.00	5.20
A1	2.21	2.41	2.61
A2	1.90	2.00	2.10
b	1.10	1.20	1.35
b1		2.00	
b2		3.00	
С	0.55	0.60	0.75
D	20.80	21.00	21.20
D1		16.55	
D2		1.20	
E	15.60	15.80	16.0
E1		13.30	
E2	j.	5.00	
E3		2.50	
е		5.44	
L	19.42	19.92	20.42
L1		4.13	
Р	3.50	3.60	3.70
P1	-	-	7.40
P2		2.50	
Q		5.80	
S	6.05	6.15	6.25
Т		10.00	
U		6.20	





#### **Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights,nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

### **Life Support Policy:**

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

### As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling, can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.