


ID	R <sub>DS</sub> (ON)(Typ)	VDSS
60A	4.8mΩ	20V

#### **Applications:**

- Load Switch
- PWM Applications
- Power Managment

#### **Features:**

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



# **Ordering Information**

Part Number	Package Marking		Packing	Qty.	
RS20N60D	160D T0-252 RS20N60D		Tape&reel	2500 PCS	

# Absolute Maximun Ratings Tc= 25 ℃ unless otherwise specified

Symbol	Parameter	RS20N60D	Units
VDSS	Drain-to-Source Voltage	20	V
ID	Continuous Drain Current TC=25°C	60	
ID	Continuous Drain Current TC=100℃	39	Α
IDM	Pulsed Drain Current	240	
PD	Power Dissipation	38	W
VGS	Gate- to- Source Voltage	±12	V
EAS	Single Pulse Avalanche Engergy L = 0.5mH,VDD = 15V, RG = $25\Omega$ , Tj = $25^{\circ}$ C	65	mJ
TL TPKG	Maximum Temperature for Soldering  Leads at 0.063in(1.6mm)from Case for 10 seconds  Package Body for 10 seconds	300 260	$^{\circ}\! \mathbb{C}$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	
LCD.	HBN JESD22-A114	1000	V
ESD	CDM JESD22-C101	1000	V

<sup>\*</sup> Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



#### **Thermal Resistance**

Symbol	Parameter	RS20N60D	Units	Test Conditions
RθJC	Junction-to-Case	3.3	°C/W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}$ C
RθJA	Junction-to- Ambient	32		1 cubic foot chamber,free air.

# **OFF Characteristics** TJ= 25 <sup>°</sup>C unless otherwise specified

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage				V	VGS=0V,ID=250μA
IDSS	Drain- to- Source Leakage Current			1	μΑ	VDS=20V,VGS=0V
	Gate- to- Source Forward Leakage			100	_	VGS=12V ,VDS=0V
IGSS	Gate- to- Source Reverse Leakage		100		nA	VGS=-12V ,VDS=0 V

# ON Characteristics TJ=25 °C unless otherwise specified

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On- Resistance	1	4.8	6.2	mΩ	VGS=4.5V,ID=25A
			6.5	8.5	mΩ	VGS=2.5V,ID=15A
VGS(TH)	Gate Threshold Voltage	0.5	0.9	1.1	V	VGS=VDS,ID=250μ A

# Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time	1	12			
trise	Rise Time		32			VDS=10V ID=20A
td(OFF)	Turn- OFF Delay Time		48		nS	RG=3Ω VGS=4.5V
tfall	Fall Time	1	93			V 33 1.3 V



# **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		2007	1		VGS= 0V
Coss	Output Capacitance		278	1	pF	VDS=10V
Crss	Reverse Transfer Capacitance		252			f=1.0MHz
Qg	Total Gate Charge		23			VDS= 10V
Qgs	Gate- to- Source Charge		4		nC	ID=20A
Qgd	Gate-to-Drain(" Miller") Charge		7			VGS=4.5V

#### **Source-Drain Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current			60	Α	Integral pn- diode
ISM	Maximum Pulsed Current			240	Α	in MOSFET
VSD	Diode Forward Voltage			1.2	٧	IS=30A,VGS=0V
trr	Reverse Recovery Time		12		nS	VGS=0V
Qrr	Reverse Recovery Charge		2.5		nC	IS=20A di/dt=100A/μs

#### **Notes:**

<sup>\* 1.</sup> Repetitive rating, pulse width limited by maximum junction temperature.

<sup>\* 2.</sup> Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 0.5%



#### **Typical Feature Curve**

Figure 1: Output Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics



REV:J-B02-05-2024 www.reasunos.com 4 / 8 Copyright Reasunos



Figure 7: Normalized Breakdown voltage vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 11: Normalized Maximum Transient Thermal Impedance




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 10: Maximum Continuous Drian Current vs. Case Temperature






Figure 12: Peak Current Capacity



REV:J-B02-05-2024 www.reasunos.com 5 / 8 Copyright Reasunos



#### **Test ircuits and Waveforms**







Figure 1: Gate Charge Test Circuit & Waveform







Figure 2: Resistive Switching Test Circuit & Waveform







Figure 3: Unclamped Inductive Switching Test Circuit& Waveform







Figure 4: Diode Recovery Test Circuit & Waveform

REV:J-B02-05-2024 www.reasunos.com 6 / 8 Copyright Reasunos



# Package outline drawing(TO-252 Unit: mm)



符号	尺寸		符号	尺寸		符号	尺寸	
14.A	Min	Max	17175	Min	Max	17175	Min	Max
W	6.50	6.70	L1	0.80	1.20	T1	0.48	0.58
W1	(4.5	572)	L2	0.60 1.00		T2	0.95	1.15
W2	0.6	0.8	L3	9.70	10.30	ТЗ	0.48	0.58
W3	0.68	0.88	L4	1.30	1.70	T4	0.00	0.12
W4	(5	.3)	L5	(5.20)		0	0	8
L	6.00	6.20	Т	2.20	2.40			



#### **Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

#### **Life Support Policy:**

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.