

D

Go

ID	R <sub>DS</sub> (ON)(Typ)	VDSS
60A	4.6mΩ	30V

## **Applications:**

- Load Switch
- PWM Applications
- Power Managment

#### Features:

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability

## **Ordering Information**

LIOI		N4 11			0	
tio						
cap	ability					
a too	sted		_			
рее	d		RoHS	REACH	HF	
ent		5	a		3	
ons		S			° C	

D

Part Number	Package	Marking	Packing	Qty.
RS30N60D	T0-252	RS30N60D	Tape&reel	2500 PCS

#### Absolute Maximun Ratings Tc= 25°C unless otherwise specified

Symbol	Parameter	RS30N60D	Units	
VDSS	Drain-to-Source Voltage	30	V	
ID	Continuous Drain Current TC=25°C	60		
ID	Continuous Drain Current TC=100°C	40	А	
IDM	Pulsed Drain Current (Note*1)	240		
PD	Power Dissipation	50	W	
VGS	Gate- to- Source Voltage	±20	V	
EAS	Single Pulse Avalanche Engergy L = 0.5mH, VDD = 15V, RG = 25 Ω,TC=25℃	80	mJ	
	Maximum Temperature for Soldering	300		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	260	°C	
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150		

\* Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



# **Thermal Resistance**

Symbol	Parameter	R\$30N60D	Units	Test Conditions
RθJC	Junction-to-Case	2.5	°C/W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^\circ C$
RθJA	Junction-to- Ambient	31		1 cubic foot chamber,free air.

# OFF Characteristics TJ= $25^{\circ}$ C unless otherwise specified

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage				V	VGS=0V,ID=250µA
IDSS	Drain- to- Source Leakage Current			1	μA	VDS=30V,VGS=0V
	Gate- to- Source Forward Leakage			100		VGS=20V,VDS=0V
IGSS	Gate- to- Source Reverse Leakage			-100	nA	VGS=-20V ,VDS=0 V

## **ON Characteristics** TJ=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On- Resistance(Note*2)		4.6	6	mΩ	VGS=10V,ID=30A
			7.5	9.5	mΩ	VGS=4.5V,ID=20A
VGS(TH)	Gate Threshold Voltage	1.0	1.6	2.5	V	VGS=VDS,ID=250µ A

# Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		7			
trise	Rise Time		14			VDS=15V ID=30A RG=3Ω
td(OFF)	Turn- OFF Delay Time		33		nS	
tfall	Fall Time		11			



		• ·• ·
Dynamic Characteristics	Essentially independent	of operating temperature
By number of an acteristics	Essentially macpendent	or operating temperature

Symbol	ol Parameter		Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		1780			VGS=0V
Coss	Output Capacitance		220		pF	VDS=15V
Crss	Reverse Transfer Capacitance		178			f=1.0MHz
Qg	Total Gate Charge		34			VDS=15V
Qgs	Gate- to- Source Charge		7		nC	ID=30A
Qgd	Gate-to-Drain(" Miller") Charge		7.5			VGS=10V

## Source- Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
IS	Continuous Source Current			60	А	Integral pn- diode	
ISM	Maximum Pulsed Current			240	А	in MOSFET	
VSD	Diode Forward Voltage			1.2	V	IS=30A,VGS=0V	
trr	Reverse Recovery Time		10		nS	VGS=0V	
Qrr	Reverse Recovery Charge		1.7		nC	IS=20A di/dt=100A/µs	


#### Notes:

\* 1. Repetitive rating, pulse width limited by maximum junction temperature.


\* 2. Pulse Test: Pulse width  $\leq$  300µs, Duty Cycle  $\leq$  0.5%



## **Typical Feature Curve**










Figure 5: Gate Charge Characteristics

20 VDS=5V 15 T,= 125°C T.= -55°C 10 5 T,= 25°C 0 0 0.5 1.5 2 2.5 3 1 3.5 4 4.5 5 Vas(V)

Figure 2: Typical Transfer Characteristics







Figure 6: Capacitance Characteristics 10000 Cim 1000 C(pF) Com Cras 100 f = 1MHZ V<sub>GS</sub> = 0V 10 0 10 15 20 25 5 30 Vos(V)


REV:J-B01-03-2024 www.reasunos.com


**Copyright Reasunos** 

















Figure 10: Maximum Continuous Drian Current vs. Case Temperature







Figure 12: Peak Current Capacity






#### **Test ircuits and Waveforms**











#### Figure Ct Unclamped Inductive Switching Test Circuit and Waveform



REV:J-B01-03-2024 www.reasunos.com



# Package outline drawing(TO-252 Unit: mm)



符号	尺	4	符号	F	そす	符号	尺	<b>寸</b>
10 4	Min	Max	4 14	Min	Max	4 14	Min	Max
W	6.50	6.70	L1	0.80	1.20	T1	0.48	0.58
W1	(4.572)		L2	0.60	1.00	T2	0.95	1.15
W2	0.6	0.8	L3	9.70	10.30	Т3	0.48	0.58
W3	0.68	0.88	L4	1.30	1.70	T4	0.00	0.12
W4	(5	.3)	L5	(5	.20)	0	0	8
L	6.00	6.20	Т	2.20	2.40			



## **Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

## Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

## As used herein:

1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.