


ID	R <sub>DS</sub> (ON)(Typ)	VDSS
100A	2.8mΩ	30V

### **Applications:**

- Load Switch
- PWM Applications
- Power Managment

#### **Features:**

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



# **Ordering Information**

Part Number	Package	Package Marking		Qty.	
RS30N100D	100D T0-252 RS30N100D		Tape&reel	2500 PCS	

# Absolute Maximun Ratings Tc= 25 ℃ unless otherwise specified

Symbol	Parameter	RS30N100D	Units
VDSS	Drain-to-Source Voltage	30	V
ID	Continuous Drain Current TC=25℃	100	
ID	Continuous Drain Current TC=100℃	62	Α
IDM	Pulsed Drain Current	400	
PD	Power Dissipation	39	W
VGS	Gate- to- Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy L = 0.5mH,VDD = 15V, RG = $25\Omega$ , Tj = $25^{\circ}$ C	150	mJ
	Maximum Temperature for Soldering	300	
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	260	${\mathbb C}$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

<sup>\*</sup> Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



### **Thermal Resistance**

Symbol	Parameter	RS30N100D	Units	Test Conditions
				Drain lead soldered to water cooled
RθJC	θJC Junction-to-Case			heatsink, PD adjusted for a peak
			°C/W	junction temperature of + 1 5 0 $^{\circ}{\mathbb{C}}$
RθJA	Junction-to- Ambient	32		1 cubic foot chamber,free air.

# **OFF Characteristics** TJ= 25 <sup>°</sup>C unless otherwise specified

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage				V	VGS=0V,ID=250μA
IDSS	Drain- to- Source Leakage Current			1	μΑ	VDS=30V,VGS=0V
	Gate- to- Source Forward Leakage			100		VGS=20V ,VDS=0V
IGSS	Gate- to- Source Reverse Leakage			-100	nA	VGS=-20V ,VDS=0 V

# ON Characteristics TJ=25 °C unless otherwise specified

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
DDS(on)	Static Drain- to- Source On- Resistance	1	2.8	3.6	mΩ	VGS=10V,ID=30A
RDS(on)			4.5	6	mΩ	VGS=4.5V,ID=20A
VGS(TH)	Gate Threshold Voltage	1.2	1.8	2.5	V	VGS=VDS,ID=250μ A

# Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
td(ON)	Turn- on Delay Time		11				
trise	Rise Time		28			VDS=15V ID=30A	
td(OFF)	Turn- OFF Delay Time		46		nS	RG=3Ω VGS=10V	
tfall	Fall Time		18				



# **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		3068			VGS= 0V
Coss	Output Capacitance		370		pF	VDS=15V
Crss	Reverse Transfer Capacitance		300			f=1.0MHz
Qg	Total Gate Charge		57			VDS= 15V
Qgs			12		nC	ID=30A
Qgd			14			VGS=10V

### **Source-Drain Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
IS	Continuous Source Current			100	Α	Integral pn- diode	
ISM	Maximum Pulsed Current			400	Α	in MOSFET	
VSD	Diode Forward Voltage			1.2	٧	IS=30A,VGS=0V	
trr	Reverse Recovery Time		16		nS	VGS=0V	
Qrr	Reverse Recovery Charge		7		nC	IS=30A di/dt=100A/μs	

#### **Notes:**

<sup>\* 1.</sup> Repetitive rating, pulse width limited by maximum junction temperature.

<sup>\* 2.</sup> Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 0.5%



#### **Typical Feature Curve**







Figure 2: Typical Transfer Characteristics 20 VDS = 5V 16 T, = 125°C 12 T, = -55°C b(A) 8 T,= 25°C 4 0 0 2 2.5 0.5 1.5 3 3.5 4 Vas(V)

Figure 3: On-resistance vs. Drain Current 8 7 6 Rastow(mD) Vgs = 4.5V 2 V<sub>GS</sub> = 10V 1 0 0 10 20 30 40 50 In(A)







www.reasunos.com 4 / 8 Copyright Reasunos



Figure 7: Normalized Breakdown voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drian Current vs. Case Temperature




Figure 11: Normalized Maximum Transient Thermal Impedance





Figure 12: Peak Current Capacity



REV:J-B01-03-2024 5 / 8 Copyright Reasunos www.reasunos.com



### **Test ircuits and Waveforms**




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms





Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms

REV:J-B01-03-2024 www.reasunos.com 6 / 8 Copyright Reasunos



# Package outline drawing(TO-252 Unit: mm)



符号	尺寸		符号	尺寸		符号	尺寸	
10.2	Min	Max	11) 5	Min	Max	17 <del>5</del>	Min	Max
W	6.50	6.70	L1	0.80	1.20	T1	0.48	0.58
W1	(4.5	572)	L2	0.60 1.00		T2	0.95	1.15
W2	0.6	0.8	L3	9.70	10.30	Т3	0.48	0.58
W3	0.68	0.88	L4	1.30	1.70	T4	0.00	0.12
W4	(5	.3)	L5	(5.20)		0	0	8
L	6.00	6.20	Т	2.20	2.40			



#### **Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

#### **Life Support Policy:**

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.