

ID	R _{DS} (ON)(Typ)	VDSS
80A	4.2mΩ	40V


Applications:

- Load Switch
- PWM Applications
- Power Managment

Features:

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability





Part Number	Package	Package Marking		Qty.	
RS40N80D	T0-252	RS40N80D	Tape&reel	2500 PCS	

Absolute Maximun Ratings Tc= 25% unless otherwise specified

Symbol	Parameter	RS40N80D	Units
VDSS	Drain-to-Source Voltage	40	V
ID	Continuous Drain Current TC=25℃	80	
ID	Continuous Drain Current TC=100℃	50	А
IDM	Pulsed Drain Current (Note*1)	320	
PD	Power Dissipation	125	W
VGS	Gate- to- Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy L = 0.5mH, VDD = 20V, RG = 25 Ω ,TC=25 $^{\circ}$ C	155	mJ
	Maximum Temperature for Soldering	300	
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	260	$^{\circ}$ C
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

^{*} Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



Thermal Resistance

Symbol	Parameter	RS40N80D	Units	Test Conditions
RθJC	Junction-to-Case	0.88	°C/W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}$ C
RθJA	Junction-to- Ambient	31		1 cubic foot chamber,free air.

OFF Characteristics TJ= 25° C unless otherwise specified

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
DVDCC	Drain- to- source Breakdown				V	VGS=0V
BVDSS	Voltage	40			V	ID=250μA
IDSS	Drain- to- Source Leakage Current			1	^	VDS=40V
					μΑ	VGS=0V
				100	^	VGS=20V
ICCC	Gate- to- Source Forward Leakage					VDS=0V
IGSS				-100	nA	VGS=-20V
	Gate- to- Source Reverse Leakage					VDS=0V

ON Characteristics TJ=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On- Resistance(Note*2)		4.2	5.5	mΩ	VGS=10V
						ID=30A
			6.5	7.8	mΩ	VGS=4.5V
						ID=20A
VGS(TH)	Gate Threshold Voltage	1.3	1.0	2.5	٧	VGS=VDS
			1.9			ID=250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		12			
trise	Rise Time		30		C	VDS=20V
td(OFF)	Turn- OFF Delay Time		60		nS	ID=30A RG=3Ω
tfall	Fall Time		17			



Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		3760			VGS=0V
Coss	Output Capacitance		260		pF	VDS=20V
Crss	Reverse Transfer Capacitance		222			f=1.0MHz
Qg	Total Gate Charge		73			VDS=20V
Qgs	Gate- to- Source Charge		15		nC	ID=30A
Qgd	Gate-to-Drain(" Miller") Charge		16			VGS=10V

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current		1	80	Α	Integral pn- diode
ISM	Maximum Pulsed Current			320	Α	in MOSFET
VSD	Diode Forward Voltage			1.2	\	IS=30A,VGS=0V
trr	Reverse Recovery Time		16		nS	VGS=0V
Qrr	Reverse Recovery Charge		10		nC	IS=20A di/dt=100A/μs

Notes:

^{* 1.} Repetitive rating, pulse width limited by maximum junction temperature.

^{* 2.} Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 0.5%



Typical Feature Curve

30

0

0

1

Figure 1: Output Characteristics

150

Vas = 10V

Vas = 6V

Vas = 4.5V

90

60

Figure 2: Typical Transfer Characteristics 20 V_{DS} = 5V 16 T_J = 125°C 12 lo(A) T_=-55°C 8 4 = 25°C 0 1.5 2.5 3 3.5 Vas(V)

Figure 3: On-resistance vs. Drain Current

Vos(V)


3

2

V_{GS} = 3.0V

4

5








Figure 5: Gate Charge Characteristics





REV:J-B02-05-2024 www.reasunos.com 4 / 8 Copyright Reasunos



Figure 7: Normalized Breakdown voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drian Current vs. Case Temperature




Figure 11: Normalized Maximum Translent Thermal Impedance





Figure 12: Peak Current Capacity



REV:J-B02-05-2024 www.reasunos.com

Test ircuits and Waveforms

Figure A: Gate Charge Test Circuit and Waveform




Figure B: Resistive Switching Test Circuit and Waveform





Figure C₁ Unclamped Inductive Switching Test Circuit and Waveform




6 / 8

REV:J-B02-05-2024 www.reasunos.com



Package outline drawing(TO-252 Unit: mm)



符号	尺寸		符号	尺寸		符号	尺寸	
14.2	Min	Max	177	Min	Max	打五	Min	Max
W	6.50	6.70	L1	0.80	1.20	T1	0.48	0.58
W1	(4.5	572)	L2	0.60	1.00	T2	0.95	1.15
W2	0.6	0.8	L3	9.70	10.30	Т3	0.48	0.58
W3	0.68	0.88	L4	1.30	1.70	T4	0.00	0.12
W4	(5.	.3)	L5	(5.20)		0	0	8
L	6.00	6.20	Т	2.20	2.40			



Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.