


ID	R <sub>DS</sub> (ON)(Typ)	VDSS
76A	17mΩ	200V

### **Applications:**

- Load Switch
- PWM Applications
- Power Managment

#### **Features:**

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



**Ordering Information** 

Part Number	Package	Marking	Packing	Qty.
RS76N20T	T0-220	RS76N20T	Tube	50 PCS

Absolute Maximun Ratings Tc= 25°C unless otherwise specified

Symbol	Parameter	RS76N20T	Units
VDSS	Drain-to-Source Voltage	200	V
ID	Continuous Drain Current TC=25℃	76	Α
IDM	Pulsed Drain Current	300	, ,
PD	Power Dissipation	347	W
VGS	Gate- to- Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy L = 0.3mH,VDD = 50V, RG =25 $\Omega$ , Tj = 25 $^{\circ}$ C	300	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	°C
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

<sup>\*</sup> Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



## **Thermal Resistance**

Symbol	Parameter	RS76N20T	Units	Test Conditions
RθJC	Junction-to-Case	0.36	°C/W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}\mathrm{C}$
RθJA	Junction-to- Ambient	60		1 cubic foot chamber,free air.

## **OFF Characteristics** TJ= 25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	200			V	VGS=0V,ID=250μ A
IDSS	Drain- to- Source Leakage Current			1.0	μΑ	VDS=200V,VGS= 0V
IGSS	Gate- to- Source Forward Leakage			100	- A	VGS=20V ,VDS=0 V
1033	Gate- to- Source Reverse Leakage			-100	nA	VGS=-20V ,VDS= 0V

## ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On- Resistance		17	20	mΩ	VGS=10V,ID=40A
VGS(TH	Gate Threshold Voltage	3.6		5.0	V	VGS=VDS,ID=25 0μA

# Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		45			
trise	Rise Time		70		C	VDS=50V
td(OFF)	Turn- OFF Delay Time		110		nS	ID=40A RG=2.5Ω
tfall	Fall Time		90			



**Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance (10V)		7500			VGS= 0V
Coss	Output Capacitance (4.5V)		500		рF	VDS=25V
Crss	Reverse Transfer Capacitance		210			f=1.0MHz
Qg	Total Gate Charge		85			VDS=40V
Qgs	Gate- to- Source Charge		15		nC	ID=100A
Qgd	Gate-to-Drain(" Miller") Charge		25			VGS=10V

### **Source-Drain Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current			76	Α	Integral pn- diode
ISM	Maximum Pulsed Current			300	Α	in MOSFET
VSD	Diode Forward Voltage			1.2	V	IS=40A,VGS=0V
trr	Reverse Recovery Time		110		nS	VGS=0V
Qrr	Reverse Recovery Charge		0.55		uC	IS=30A di/dt=100A/μs


#### Notes:

<sup>\* 1.</sup> Repetitive rating, pulse width limited by maximum junction temperature.

<sup>\* 2.</sup> Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 1%



#### **Typical Feature Curve**



tp, Rectangular Pulse Duration (s)

Case Temperature 600 Watts 550 500 Pd. Power Dissipation, 450 400 350 300 250 200 150 100 50 25 50 125 150 Tc, Case Temperature, \*C

Figure 2. Max. Power Dissipation vs

Figure 4. Typical Output Characteristics




Figure 3 .Maximum Continuous Drain Current vs Tc





Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current



REV:L-B01-03-2024 www.reasunos.com 4 / 10 Copyright Reasunos



Figure 6. Peak Current Capability

1000

Year 1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

1000

10

Figure 7. Typical Transfer Characteristics




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current




Figure 8. Unclamped Inductive Switching Capability





Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature



REV:L-B01-03-2024 www.reasunos.com 5 / 10 Copyright Reasunos



Figure 11. Typical Breakdown Voltage vs Junction Temperature




Figure 13 . Maximum Safe Operating Area




Figure 15 . Typical Gate Charge




Figure 12. Typical Threshold Voltage vs Junction Temperature




Figure 14. Capacitance vs Vds





Figure 16. Typical Body Diode Transfer Characteristics



V<sub>SD</sub>, Source-to-Drain Voltage (V)



### **Test ircuits and Waveforms**




Figure A.
Gate Charge Test Circuit

V<sub>DS</sub> V<sub>GS</sub> D.U.T.

Figure C.
Resistive Switching Test Circuit

Figure B.
Gate Charge Waveform





Figure D.
Resistive Switching Waveforms



#### **Test ircuits and Waveforms**






Figure E.Diode Reverse Recovery Test Circuit




Figure G.Unclamped Inductive Switching Test Circuit

Figure F.Diode Reverse Recovery Waveform





Figure H.Unclamped Inductive Switching Waveforms



# Package outline drawing(TO-220 Unit: mm)



Symbol	Dimensions	In Millimeters	Dimension	s In Inches
Symbol	Min.	Max.	Min.	Max.
Α	4.400	4.600	0.173	0.181
A1	2.250	2.550	0.089	0.100
b	0.710	0.910	0.028	0.036
b1	1.170	1.370	0.046	0.054
С	0.330	0.650	0.013	0.026
c1	1.200	1.400	0.047	0.055
D	9.910	10.250	0.390	0.404
E	8.950	9.750	0.352	0.384
E1	12.650	13.050	0.498	0.514
е	2.54	O TYP.	0.100	TYP.
e1	4.980	5.180	0.196	0.204
F	2.650	2.950	0.104	0.116
Н	7.900	8.100	0.311	0.319
h	0.000	0.300	0.000	0.012
L	12.900	13.400	0.508	0.528
L1	2.850	3.250	0.112	0.128
V	6.900	REF.	0.276 REF.	
Ф	3.400	3.800	0.134	0.150



#### **Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

#### **Life Support Policy:**

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

#### As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling, can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.