

ID	R <sub>Ds</sub> (ON)(Typ)	VDSS
135A	4.2mΩ	100V
• 100% a	<b>s:</b> vitching speed avalanche tested ved dv/dt capability	

### **Ordering Information**

Part Number	Part Number Package Mai		Packing	Qty.	
RS100N135HS	T0-263	RS100N135HS	Tape&reel	800 PCS	

### Absolute Maximun Ratings Tc= 25°C unless otherwise specified

Symbol	Parameter	RS100N135HS	Units
VDSS	Drain-to-Source Voltage	100	V
ID	Continuous Drain Current TC=25°C	135	
ID	Continuous Drain Current TC=100℃	91	А
IDM	Pulsed Drain Current	540	
PD	Power Dissipation	167	W
VGS	Gate- to- Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy L = 0.5mH,VDS = 50V, RG = 25 $\Omega$ , Tj = 25 $^{\circ}$ C	136	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	°C
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

\* Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



# **Thermal Resistance**

Symbol	Parameter	RS100N135HS	Units	Test Conditions
RθJC	Junction-to-Case	0.75	°C/W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 150 °C
RθJA	Junction-to- Ambient	62		1 cubic foot chamber,free air.

## **OFF Characteristics** TJ= $25^{\circ}$ C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
BVDSS	Drain- to- source Breakdown Voltage	100			V	VGS=0V,ID=250μ Α	
IDSS	Drain- to- Source Leakage Current			1	μA	VDS=80V,VGS=0 V	
	Gate- to- Source Forward Leakage			100	^	VGS=20V ,VDS=0 V	
IGSS	Gate- to- Source Reverse Leakage			-100	nA	VGS=-20V ,VDS= 0V	

# **ON Characteristics** TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
	Static Drain- to- Source On-	Static Drain- to- Source On-		4.2	5	mΩ	VGS=10V,ID=20A
RDS(on) Resistance			6	8	mΩ	VGS=4.5V,ID=10 A	
VGS(TH )	Gate Threshold Voltage	2.0		4.0	V	VGS=VDS,ID=25 0μA	

## **Resistive Switching Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		28			
trise	Rise Time		24			VDS=50V ID=50A
td(OFF)	Turn- OFF Delay Time		64		nS	RG=3Ω VGS=10V
tfall	Fall Time		22			VG3-10V



## **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	<b>Test Conditions</b>	
Ciss	Input Capacitance		3610			VGS= 0V	
Coss	Output Capacitance		1240		pF	VDS=50V	
Crss	Reverse Transfer Capacitance		32			f=1MHz	
Qg	Total Gate Charge		65.5			VDS= 50V	
Qgs	Gate- to- Source Charge		16		nC	ID=50A	
Qgd	Gate-to-Drain(" Miller") Charge		20			VGS=10V	

## **Source- Drain Diode Characteristics**


Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current			135	Α	Integral pn- diode
ISM	Maximum Pulsed Current			540	Α	in MOSFET
VSD	Diode Forward Voltage			1.0	V	IS=20A,VGS=0V
trr	Reverse Recovery Time		95		nS	VGS=0V
Qrr	Reverse Recovery Charge		63		nC	IS=20A di/dt=100A/μs


Notes:


\* 1. Repetitive rating, pulse width limited by maximum junction temperature.


\* 2. Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 1.5%

## **Typical Feature Curve**




















Figure 5. Capacitance Characteristics




Figure 7. Normalized Breakdown Voltage vs Junction Temperature




Figure 4. Body Diode Forward Voltage vs Source Current and Temperature




Figure 6. Gate Charge Characteristics






Figure 8. Normalized On Resistancevs Junction Temperature


REV:Z-B01-03-2024 www.reasunos.com

**Copyright Reasunos** 









Figurell. Drain-to-Source On Resistancevs Gate Voltage and Drain Current




Figure 10. Maximum Power Dissipation vs Case Temperature




Figure 12. Maximum Safe Operating Area





Figure 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case

REV:Z-B01-03-2024 www.reasunos.com



# Test ircuits and Waveforms



VGS(TH)

VDS

Miller Region Q<sub>gs</sub> Q<sub>gd</sub>

Figure A. Gate Charge Test Circuit




Figure C. Resistive Switching Test Circuit

Figure B. Gate Charge Waveform





Figure D. Resistive Switching Waveforms




# Test ircuits and Waveforms





# Package outline drawing(TO-263 Unit: mm )



(单位: mm)

符号	尺寸		<b>277</b>	尺寸		符号	尺寸	
何ち	Min	Max	符号	Min	Max	何ち	Min	Max
W	9.80	10.20	L1	1.00	1.40	T1	1.20	1.40
<b>W1</b>	(5.	08)	L2	1.20	1.60	T2	2.20	2.60
W2	0.70	0.95	L3	15.00	15.60	Т3	0.45	0.65
W3	1.17	1.62	L4	2.20	2.80	T4	0	0.25
<b>W</b> 4	(8	. 0)	L5	(8.2)		θ	0°	8°
L	9.00	9.40	Т	4.30	4.70			



### **Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

### Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

### As used herein:

1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.