


ID	R _{Ds(ON)} (Typ)	V _{DSS}
60A	7.5mΩ	100V

Applications:

- Load Switch
- PWM Applications
- Power Management

Features:

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability


Ordering Information

Part Number	Package	Marking	Packing	Qty.
RS100N60G	DFN5*6	RS100N60G	Tape&reel	5000 PCS

Absolute Maximum Ratings T_C = 25°C unless otherwise specified

Symbol	Parameter	RS100N60G	Units
V _{DSS}	Drain-to-Source Voltage	100	V
ID	Continuous Drain Current TC=25°C	60	A
ID	Continuous Drain Current TC=100°C	38	
IDM	Pulsed Drain Current (Note*1)	240	
PD	Power Dissipation	63	W
V _{GS}	Gate- to- Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy L = 0.5mH, V _{DD} = 50V, R _G = 25 Ω, TC=25°C	90	mJ
TL TPKG	Maximum Temperature for Soldering	300 260	°C
	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds		
T _J and T _{TSG}	Operating Junction and Storage Temperature Range	-55 to 150	

* Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the " Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS100N60G	Units	Test Conditions
R _{θJC}	Junction-to-Case	2.0	°C / W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 150 °C

OFF Characteristics TJ= 25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	100	--	--	V	V _{GS} =0V, ID=250μA
IDSS	Drain- to- Source Leakage Current	--	--	1	μA	V _{DS} =80V, V _{GS} =0V
IGSS	Gate- to- Source Forward Leakage	--	--	100	nA	V _{GS} =20V ,V _{DS} =0V
	Gate- to- Source Reverse Leakage	--	--	-100		V _{GS} =-20V ,V _{DS} =0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On-Resistance(Note*2)	--	7.5	8.5	mΩ	V _{GS} =10V, ID=20A
		--	10.5	12.5	mΩ	V _{GS} =4.5V, ID=10A
VGS(TH)	Gate Threshold Voltage	1.2	--	2.5	V	V _{GS} =V _{DS} , ID=250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time	--	17	--	nS	V _{DS} =50V ID=20A RG=3Ω V _{GS} =10V
trise	Rise Time	--	4	--		
td(OFF)	Turn- OFF Delay Time	--	32	--		
tfall	Fall Time	--	8	--		

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
Ciss	Input Capacitance	--	2122	--	pF	VGS=0V VDS=50V f=100KHz
Coss	Output Capacitance	--	618	--		
Crss	Reverse Transfer Capacitance	--	25	--		
Qg	Total Gate Charge	--	41.8	--	nC	VDS=50V ID=20A VGS=10V
Qgs	Gate- to- Source Charge	--	9	--		
Qgd	Gate-to-Drain(" Miller") Charge	--	10	--		

Source- Drain Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
IS	Continuous Source Current	--	--	60	A	Integral pn- diode in MOSFET
ISM	Maximum Pulsed Current	--	--	240	A	
VSD	Diode Forward Voltage	--	--	1.2	V	IS=20A, VGS=0V
trr	Reverse Recovery Time	--	50	--	nS	VGS=0V IS=20A di/dt=100A/μs
Qrr	Reverse Recovery Charge	--	71	--	nC	

Notes:

- * 1. Repetitive rating, pulse width limited by maximum junction temperature.
- * 2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 1%



Typical Feature Curve
Figure 1. Output Characteristics

Figure 2. Transfer Characteristics


Figure 3. Drain-to-Source On Resistance vs Drain Current




Figure 4. Body Diode Forward Voltage vs Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Normalized Breakdown Voltage vs Junction Temperature




Figure 8. Normalized On Resistances vs Junction Temperature




Figure 9. Maximum Continuous Drain Current vs Case Temperature




Figure 10. Maximum Power Dissipation vs Case Temperature




Figure 11. Drain-to-Source On Resistance vs Gate Voltage and Drain Current




Figure 12. Maximum Safe Operating Area





Figure 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Test Circuits and Waveforms




Figure A.
Gate Charge Test Circuit




Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit




Figure D.
Resistive Switching Waveforms

Test Circuits and Waveforms




Figure E. Diode Reverse Recovery Test Circuit




Figure F. Diode Reverse Recovery Waveform






Figure G. Unclamped Inductive Switching Test Circuit



$$E_{AS} = \frac{I_{AS}^2 L}{2}$$

Figure H. Unclamped Inductive Switching Waveforms

Package outline drawing(DFN5*6 Unit: mm)


Dimensions In Millimeterer			
Symbol	MIN	TYP	MAX
A	5.90	6.00	6.10
α	3.91	4.01	4.11
A2	5.70	5.75	5.80
B	4.90	5.00	5.10
b	3.37	3.47	3.57
B1	4.80	4.90	5.00
C	0.90	0.95	1.00
L	0.35	0.40	0.45
l	0.06	0.13	0.20
L1	1.10	-	-
l1	-	-	0.10
L2	1.17	1.27	1.37
L4	0.21	0.26	0.34
L6	0.51	0.61	0.71
L7	0.51	0.61	0.71
P	1.00	1.10	1.20
θ	8°	10°	12°
ϕ	1.10	1.20	1.30

Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the specifications at the time of sale. Testing, reliability and quality control are used to the extent Reasunos deems necessary to support this warranty. Except where agreed upon by contract, actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all express or implied warranties for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.