


ID	R _{DS} (ON)(Typ)	VDSS
320A	0.65mΩ	40V

Applications:

- Load Switch
- PWM Applications
- Power Managment

Features:

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



Ordering Information

Part Number	Package	Marking	Packing	Qty.
RS40N320I	TOLL-8L	RS40N320I	Tape&reel	2000 PCS

Absolute Maximun Ratings Tc= 25℃ unless otherwise specified

Symbol	Parameter	RS40N320I	Units
VDSS	Drain-to-Source Voltage	40	V
ID	Continuous Drain Current TC=25℃	320	
ID	Continuous Drain Current TC=100℃	95	Α
IDM	Pulsed Drain Current TP=100us	1200	
PD	Power Dissipation	125	W
VGS	Gate- to- Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy L = 0.5mH,VDD =32V, RG = 25Ω , Tj = 25° C	900	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	$^{\circ}$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

^{*} Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the Absolute Maximum Ratings" Table may cause permanent damage to the device.



Thermal Resistance

Symbol	Parameter	RS40N320I	Units	Test Conditions
RÐJC	Junction-to-Case	1.0	°C/W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}$ C

OFF Characteristics TJ= 25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown	40			V	VGS=0V
DVD33	Voltage	40			V	ID=250μA
IDCC	Drain- to- Source Leakage	0.1		1	μΑ	VDS=40V
IDSS	Current					VGS=0V
	Gate- to- Source Forward			100		VGS=20V
IGSS	Leakage			100	Λ	VDS=0V
	Gate- to- Source Reverse			400	nA	VGS=-20V
	Leakage			-100		VDS=0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On- Resistance		0.65	0.85	mΩ	VGS=10V ID=75A
VGS (TH)	Gate Threshold Voltage	1.1	1.7	2.4	V	VGS=VDS ID=250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		19			
trise	Rise Time		26		C	VDS=17.5V
td(OFF)	Turn- OFF Delay Time		85		nS	RG=5Ω VGS=10V
tfall	Fall Time		45			



Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		7300			VGS= 0V
Coss	Output Capacitance		3550		pF	VDS=20V
Crss	Reverse Transfer Capacitance		145			f=1MHz
Qg	Total Gate Charge		130			VDS= 50V
Qgs	Gate- to- Source Charge		43		nC	ID=20A
Qgd	Gate-to-Drain(" Miller") Charge		29			VGS=10V

Source- Drain Diode Characteristics


Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Forward Current			150	Α	Integral pn- diode in MOSFET
VSD	Diode Forward Voltage			1.2	V	IS=75A VGS=0V
trr	Reverse Recovery Time		141		nS	VD=35V
Qrr	Reverse Recovery Charge		333		nC	IS=10A di/dt=100A/μs



Typical Feature Curve

Figure.1 Typical Output Characteristics

Figure.2 Typical Gate Charge vs Gate to Source Voltage






Fig 3: Rds(on) vs Drain Current and Gate Voltage




Fig 4: Rds(on) vs Gate Voltage




Fig 5: Rds(on) vs. Temperature






Fig 6: Vgs(th) vs. Temperature












Figure.9 Gate ChargeCharacteristics 9 I_D=50A 8 V_{GS} (V) 6 5 4 3 2 1 0 30 60 90 120 150 Qg (nC)












Fig 13: Safe Operating Area 1000 1us 100 Limited by Rds(on) 10us In (A) 100us 10 10ms 1 Single pulse Tc=25°C 10 100 0.1 V_{DS} (V) Fig 1 1 0.1 Z_{thJC} ('C/W) 0.01 0.001 Duty factor D=t1/t2 T_{JM} - T_C = P_{DM} * Z_{thJC} (t) 0.0001 1E-06 1E-05 0.0001 0.001 0.01 0.1 to (sec)

Test ircuits and Waveforms

Gate Charge Test Circuit & Waveform









Test ircuits and Waveforms


Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Diode Recovery Test Circuit & Waveforms







Package outline drawing(TOLL-8L Unit: mm)



	TOLL-8L						
DIM.	MIN.	NOM.	MAX.				
Α	2.20	2.30	2.40				
Ь	0.65	0.75	0.85				
b1	9.70	9.80	9.90				
b2	1.10	1.20	1.30				
С	0.50	0.60	0.70				
D	10.30	10.40	10.50				
D1	3.15	3.30	3.45				
E	9.70	9.90	10.10				
E1	8.00	8.10	8.20				
е	1.10	1.20	1.30				
e1	4.20	4.30	4.40				
Н	11.60	11.70	11.80				
H1	6.85	6.95	7.05				
K	4.08	4.18	4.28				
L	1.60	1.65	2.10				
L1	0.60	0.70	0.80				
L2	0.50	0.60	0.70				
L3	1.05	1.20	1.30				
All di	All dimensions in millimeters						



Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.