

ID	R <sub>DS</sub> (ON)(Typ)	VDSS
22A	130mΩ	600V


#### **Applications:**

- Switch Mode Power Supply(SMPS)
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)
- AC-DC Switching Power Supply

#### **Features:**

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability
- Fast Recovery Time





Part Number	Package	Marking	Packing	Qty.
RSF60R150F	T0-220F	RSF60R150F	Tube	50 PCS

### Absolute Maximun Ratings Tc= 25℃ unless otherwise specified

Symbol	Parameter	RSF60R150F	Units		
VDSS	Drain-to-Source Voltage	600 V			
ID	Continuous Drain Current TC=25℃	22			
ID	Continuous Drain Current TC=100°C	13.5 A			
IDM	Pulsed Drain Current (Note*1)	66			
PD	Power Dissipation	34	W		
VGS	Gate- to- Source Voltage	±20	V		
EAS	Single Pulse Avalanche Engergy IAS=2.75A,VDD = 50V, RG = 25 $\Omega$ , TC=25 $^{\circ}$ C	330	mJ		
dv/dt	MOSFET dv/ dt ruggedness VDS = 0400V	50	V/ns		
dv/dt	Reverse diode dv/dt VDS = 0400V, Tj = $25^{\circ}$ C, ISD $\leq$ ID		V/ns		
VESD(G-S)	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	2000	V		
	Maximum Temperature for Soldering	300			
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	260 °C			
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150			

<sup>\*</sup> Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



#### **Thermal Resistance**

Symbol	Parameter	RSF60R150F	Units	Test Conditions
				Drain lead soldered to water cooled
RθJC	Junction-to-Case	3.71		heatsink, PD adjusted for a peak
			°C/W	junction temperature of + 1 5 0 $^{\circ}{\mathbb{C}}$
RθJA	Junction-to- Ambient	80		1 cubic foot chamber,free air.

### **OFF Characteristics** TJ= 25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	600			V	VGS=0V,ID=1mA
IDSS	Drain- to- Source Leakage Current			1	μΑ	VDS=600V,VGS=0 V
	Gate- to- Source Forward Leakage			1		VGS=20V ,VDS=0V
IGSS	Gate- to- Source Reverse Leakage			-1	μΑ	VGS=-20V ,VDS=0 V

### ON Characteristics TJ=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On- Resistance(Note*2)		130	150	mΩ	VGS=10V,ID=11A
VGS(TH)	Gate Threshold Voltage	2		4	V	VGS=VDS,ID=850μ A

## Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		45			
trise	Rise Time		23			VDS=300V
td(OFF)	Turn- OFF Delay Time		201		nS	ID=11A RG=25Ω
tfall	Fall Time		18			



# **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		2180	ŀ		VGS=0V
Coss	Output Capacitance		50		pF	VDS=400V
Crss	Reverse Transfer Capacitance		2.6	-		f=1.0MHz
Qg	Total Gate Charge		50			VDS=480V
Qgs	Gate- to- Source Charge		10		nC	ID=11A
Qgd	Gate-to-Drain(" Miller") Charge		14			VGS=10V

#### **Source-Drain Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current			22	Α	Integral pn- diode
ISM	Maximum Pulsed Current			66	Α	in MOSFET
VSD	Diode Forward Voltage			1.3	٧	IS=11A,VGS=0V
trr	Reverse Recovery Time		152		nS	VR=400V
Qrr	Reverse Recovery Charge		0.97		μC	IS=11A,di/dt=100A /μs

#### Notes:

<sup>\* 1.</sup> Repetitive rating, pulse width limited by maximum junction temperature.

<sup>\* 2.</sup> Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%



### **Typical Feature Curve**




Figure 1. On Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

REV:H-B01-03-2024 www.reasunos.com






Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Transient Thermal Response Curve



#### **Test Circuits and Waveforms**

Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms






Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms






#### **Test Circuits and Waveforms**


Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms








## Package outline drawing(TO-220F Unit: mm)





Dim.	Min.	Max.	
W	9.95	10.36	
W1	(2.5	4)	
W2	0.70	0.90	
W3	1.25	1.47	
L	15.67	16.07	
L1	6.48	6.88	
L2	3.2	3.4	
L3	12.6	13.6	
L4	(3.23	3)	
Т	4.50	4.90	
T1	2.34	2.74	
T2	2.25	2.95	
Т3	0.45	0.60	
T4	(0.	70)	
G	3.08	3.28	



#### **Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

#### **Life Support Policy:**

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling, can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.