


ID	R _{DS} (ON)(Typ)	VDSS
7.3A	520mΩ	650V

Applications:

- Switch Mode Power Supply(SMPS)
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)
- AC-DC Switching Power Supply

Features:

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



Ordering Information

Part Number	Package	Marking	Packing	Qty.
RS65R600D	T0-252	RS65R600D	Tape&reel	2500 PCS

Absolute Maximun Ratings Tc= 25℃ unless otherwise specified

Symbol	Parameter	RS65R600D	Units	
VDSS	Drain-to-Source Voltage	650	V	
ID	Continuous Drain Current TC=25℃	7.3		
ID	ID Continuous Drain Current TC=100°C		A	
IDM	Pulsed Drain Current (Note*1)	24		
PD	Power Dissipation	60	W	
VGS Gate- to- Source Voltage		±30	V	
EAS	Single Pulse Avalanche Engergy L=10mH,VDS= 50V, RG = 25 Ω , TC=25 $^{\circ}$ C	129	mJ	
dv/dt	MOSFET dv/ dt ruggedness VDS = 0400V	50	V/ns	
dv/dt	Reverse diode dv/dt VDS = 0400V, Tj = 25°C, ISD≤ID	15	V/ns	
	Maximum Temperature for Soldering	300		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	260	°C	
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150		

^{*} Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the" Absolute Maximum Ratings" Table may cause permanent damage to the device.



Thermal Resistance

Symbol	Parameter	RS65R600D	Units	Test Conditions
				Drain lead soldered to water cooled
RθJC	Junction-to-Case	2.1		heatsink, PD adjusted for a peak
			°C/W	junction temperature of + 1 5 0 $^{\circ}$ C
RθJA	Junction-to- Ambient	62.5		1 cubic foot chamber,free air.

OFF Characteristics TJ= 25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	650		V		VGS=0V,ID=250μA
IDSS	Drain- to- Source Leakage Current			1	μΑ	VDS=650V,VGS=0 V
	Gate- to- Source Forward Leakage			100		VGS=30V ,VDS=0V
IGSS	Gate- to- Source Reverse Leakage			-100	nA	VGS=-30V ,VDS=0 V

ON Characteristics TJ=25 °C unless otherwise specified

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On- Resistance(Note*2)		520	600	mΩ	VGS=10V,ID=2A
VGS(TH)	Gate Threshold Voltage	2		4	V	VGS=VDS,ID=250μ A

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		17			
trise	Rise Time		26			VDS=325V
td(OFF)	Turn- OFF Delay Time		53		nS	ID=7.3A RG=25Ω
tfall	Fall Time		38			



Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		471			VGS=0V
Coss	Output Capacitance		35		pF	VDS=50V
Crss	Reverse Transfer Capacitance		1.7			f=400kHz
Qg	Total Gate Charge		13			VDS=520V
Qgs	gs Gate- to- Source Charge		2.1		nC	ID=7.3A
Qgd	Gate-to-Drain(" Miller") Charge		6.9			VGS=10V

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
IS	Continuous Source Current			7.3	Α	Integral pn- diode	
ISM	Maximum Pulsed Current			24	Α	in MOSFET	
VSD	Diode Forward Voltage			1.4	٧	IS=7.3A,VGS=0V	
trr	Reverse Recovery Time		220		nS	VR=100V	
Qrr	Reverse Recovery Charge		2		μC	IS=7.3A,di/dt=100 A/μs	

Notes:

^{* 1.} Repetitive rating, pulse width limited by maximum junction temperature.

^{* 2.} Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%



Typical Feature Curve




Fig. 1 Output Characteristics




Fig. 2 Capacitances




Fig. 3 On-state Resistance




Fig. 4 On-state Resistance with Temperature




Fig 5. Transfer Characteristics





Fig 6. Breakdown Voltage with Temperature

REV:P-B01-03-2024 www.reasunos.com









Fig 7. Gate Charge

Fig 8. Maximum Drain Current







Fig 9. Maximum Transient Thermal Characteristics

Fig 10. Body Diode Characteristics






Fig 11. Power Dissipation

Fig 12. Safe Operating Area



Test Circuits and Waveforms

Figure A: Gate Charge Test Circuit and Waveform




Figure B: Resistive Switching Test Circuit and Waveform






Figure C: Unclamped Inductive Switching Test Circuit and Waveform



REV:P-B01-03-2024



Package outline drawing(TO-252 Unit: mm)



符号	尺寸		符号	尺寸		符号	尺寸	
14.2	Min	Max	1715	Min	Max	17 5	Min	Max
W	6.50	6.70	L1	0.80	1.20	T1	0.48	0.58
W1	(4.5	(4.572) L2		0.60	1.00	T2	0.95	1.15
W2	0.6	0.8	L3	9.70	10.30	Т3	0.48	0.58
W3	0.68	0.88	L4	1.30	1.70	T4	0.00	0.12
W4	(5	.3)	L5	(5.20)		0	0	8
L	6.00	6.20	Т	2.20	2.40			



Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.