

ID	$R_{DS(ON)}$ (Typ)	VDSS
42A	63m Ω	650V

Applications:

- Sever
- EV Charging
- Telecom
- Solar

Features:

- Low gate charge
- Low $R_{DS(on)}$ per chip area(Low FOM)
- Extremely fast body diode
- Excellent high commutation ruggedness
- Excellent ESD robustness
- VDS @ Tj max 700V

Ordering Information

Part Number	Package	Marking	Packing	Qty.
RSF65R070F	T0-220F	RSF65R070F	Tube	50 PCS

Absolute Maximum Ratings Tc= 25°C unless otherwise specified


Symbol	Parameter	RSF65R070F	Units
VDSS	Drain-to-Source Voltage	650	V
ID	Continuous Drain Current TC=25°C	42	A
ID	Continuous Drain Current TC=100°C	29	
IDM	Pulsed Drain Current (Note*1)	105	
PD	Power Dissipation	49	W
VGS	Gate- to- Source Voltage	±20	V
VESD(G-S)	Gate source ESD(HBM-C=100pF, R=1.5K Ω)	2000	V
EAS	Single Pulse Avalanche Energy VDD = 50V, IAS=5.1A, TJ=25°C	171	mJ
dv/dt	MOSFET dv/dt ruggedness VDS = 0...400V	50	V/ns
dv/dt	Reverse diode dv/dt VDS = 0...400V, Tj = 25°C, ISD≤ID	15	
TL TPKG	Maximum Temperature for Soldering	300	°C
	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	260	
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

* Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the " Absolute Maximum Ratings" Table may cause permanent damage to the device.

REV:P-B01-10-2024

www.reasunos.com



Thermal Resistance

Symbol	Parameter	RSF65R070F	Units	Test Conditions
R θ JC	Junction-to-Case	3.2	$^{\circ}\text{C} / \text{W}$	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}\text{C}$
R θ JA	Junction-to- Ambient	72		1 cubic foot chamber,free air.

OFF Characteristics $T_J = 25^{\circ}\text{C}$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	650	--	--	V	VGS=0V ID=250 μA
IDSS	Drain- to- Source Leakage Current	--	--	5	μA	VDS=650V VGS=0V
IGSS	Gate- to- Source Forward Leakage	--	--	1	μA	VGS=20V VDS=0V
	Gate- to- Source Reverse Leakage	--	--	-1		VGS=-20V VDS=0V

ON Characteristics $T_J = 25^{\circ}\text{C}$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On-Resistance	--	63	70	m Ω	VGS=10V ID=21A
VGS(TH)	Gate Threshold Voltage	3	4	5	V	VGS=VDS ID=250 μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time	--	35	--	nS	VDS=400V ID=21A RG=3 Ω
trise	Rise Time	--	34	--		
td(OFF)	Turn- OFF Delay Time	--	116	--		
tfall	Fall Time	--	5	--		

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
Ciss	Input Capacitance	--	3923	--	pF	VGS=0V VDS=400V f=200KHz
Coss	Output Capacitance	--	58	--		
Crss	Reverse Transfer Capacitance	--	2.3	--		
Qg	Total Gate Charge	--	83	--	nC	VDS=400V ID=21A VGS=10V
Qgs	Gate- to- Source Charge	--	24	--		
Qgd	Gate-to-Drain(" Miller") Charge	--	34	--		

Source- Drain Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
IS	Continuous Source Current	--	--	42	A	Integral pn- diode in MOSFET
ISM	Maximum Pulsed Current	--	--	168	A	
VSD	Diode Forward Voltage	--	--	1.4	V	IS=21A VGS=0V
trr	Reverse Recovery Time	--	71	--	nS	VDD=400V IS=21A di/dt=100A/μs
Qrr	Reverse Recovery Charge	--	186	--	nC	

Notes:

* 1. Repetitive rating, pulse width limited by maximum junction temperature.

Typical Feature Curve




Fig. 1 Output Characteristics




Fig. 2 Capacitances




Fig. 3 On-state Resistance




Fig. 4 On-state Resistance with Temperature




Fig. 5 Transfer Characteristics









Fig. 6 Breakdown Voltage with Temperature



Test Circuits and Waveforms




Fig 13. Test circuit for resistive load switching times




Fig 14. Switching times waveform




Fig 15. Test circuit for unclamped inductive load




Fig 16. Unclamped inductive waveform




Fig 17. Test circuit for diode






Fig 18. Diode recovery

Package outline drawing(TO-220F Unit: mm)



Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the specifications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights,nor the rights of others.Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warranties for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system,or to affect its safety or effectiveness.