


ID	R <sub>DS(ON)</sub> (Typ)	VDSS
210A	1.5mΩ	40V


**Applications:**

- Power switching application
- Uninterruptible power supply
- DC-DC convertor

**Features:**

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability

**Ordering Information**

Part Number	Package	Marking	Packing	Qty.
RS40N210G	PDFN5*6	RS40N210G	Tape&reel	5000 PCS

**Absolute Maximum Ratings** T<sub>c</sub>= 25°C unless otherwise specified

Symbol	Parameter	RS40N210G	Units
VDSS	Drain-to-Source Voltage	40	V
ID	Continuous Drain Current TC=25°C	210	A
ID	Continuous Drain Current TC=100°C	137	
IDM	Pulsed Drain Current	840	
PD	Power Dissipation	120	W
VGS	Gate- to- Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy L = 0.5mH, R <sub>G</sub> = 25 Ω, T <sub>J</sub> =25°C, V <sub>GS</sub> =35V, I <sub>AS</sub> =41A	420	mJ
TL TPKG	Maximum Temperature for Soldering	300	°C
	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	260	
T <sub>J</sub> and T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to 150	

\* Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the " Absolute Maximum Ratings" Table may cause permanent damage to the device.

**Thermal Resistance**

Symbol	Parameter	RS40N210G	Units	Test Conditions
R $\theta$ JC	Junction-to-Case	1.0	$^{\circ}\text{C} / \text{W}$	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}\text{C}$

**OFF Characteristics** T<sub>J</sub>= 25 $^{\circ}\text{C}$  unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	40	--	--	V	VGS=0V ID=250 $\mu\text{A}$
IDSS	Drain- to- Source Leakage Current	--	--	1	$\mu\text{A}$	VDS=40V VGS=0V
IGSS	Gate- to- Source Forward Leakage	--	--	100	nA	VGS=20V VDS=0V
	Gate- to- Source Reverse Leakage	--	--	-100		VGS=-20V VDS=0V

**ON Characteristics** T<sub>J</sub>=25 $^{\circ}\text{C}$  unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On-Resistance(Note*2)	--	1.5	1.9	m $\Omega$	VGS=10V ID=30A
VGS(TH)	Gate Threshold Voltage	1.0	1.7	2.5	V	VGS=VDS ID=250 $\mu\text{A}$

**Resistive Switching Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time	--	13	--	nS	VDS=20V RG=3 $\Omega$ VGS=10V ID=30A
trise	Rise Time	--	9	--		
td(OFF)	Turn- OFF Delay Time	--	101	--		
tfall	Fall Time	--	15	--		

**Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
Ciss	Input Capacitance	--	14705	--	pF	VGS=0V VDS=20V f=1MHz
Coss	Output Capacitance	--	846	--		
Crss	Reverse Transfer Capacitance	--	829	--		
Qg	Total Gate Charge	--	95	--	nC	VDS=20V ID=30A VGS=10V f=1MHz
Qgs	Gate- to- Source Charge	--	15	--		
Qgd	Gate-to-Drain(" Miller") Charge	--	19	--		

**Source- Drain Diode Characteristics**


Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
IS	Continuous Source Current	--	--	210	A	Integral pn- diode in MOSFET
ISM	Maximum Pulsed Current	--	--	840	A	
VSD	Diode Forward Voltage	--	--	1.2	V	IS=30A VGS=0V
trr	Reverse Recovery Time	--	35	--	nS	IS=30A di/dt=100A/μs
Qrr	Reverse Recovery Charge	--	24.2	--	nC	

**Notes:**


- \* 1. Repetitive rating, pulse width limited by maximum junction temperature.
- \* 2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 0.5\%$

**Typical Feature Curve**


**Figure 1: Output Characteristics**




**Figure 2: Typical Transfer Characteristics**




**Figure 3: On-resistance vs. Drain Current**




**Figure 4: Body Diode Characteristics**




**Figure 5: Gate Charge Characteristics**




**Figure 6: Capacitance Characteristics**




**Figure 7: Normalized Breakdown Voltage vs. Junction Temperature**




**Figure 8: Normalized on Resistance vs. Junction Temperature**




**Figure 9: Maximum Safe Operating Area**



**Figure 10: Maximum Continuous Drain Current vs. Case Temperature**



**Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case**



Test Circuits and Waveforms




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms








Figure 3: Unclamped Inductive Switching Test Circuit & Waveforms

**Package outline drawing(DFN5\*6 Unit: mm)**

**Top View**  
 正面视图

**Bottom View**  
 背面视图

**Side View**  
 侧面视图

**Suggested Solder Pad Layout**  
 Top View

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	5.15	5.35	5.55
E	5.95	6.15	6.35
A	1.00	1.10	1.20
A1	0.254 BSC		
A2			0.10
D1	3.92	4.12	4.32
E1	3.52	3.72	3.92
D2	5.00	5.20	5.40
E2	5.66	5.86	6.06
E3	0.254 REF		
E4	0.21 REF		
L1	0.56	0.66	0.76
L2	0.50 BSC		
b	0.31	0.41	0.51
e	1.27 BSC		

**Note:**

1. Controlling dimension in millimeters.
2. General tolerance:  $\pm 0.10\text{mm}$ .
3. The pad layout is for reference purposes only.

**Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the specifications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warranties for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

**Life Support Policy:**

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system,or to affect its safety or effectiveness.